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The key enabling factor for Spin Wave (SW) technology utilization for building ultra
low power circuits is the ability to energy efficiently cascade SW basic computation
blocks. SW Majority gates, which constitute a universal gate set for this paradigm,
operating on phase encoded data are not input output coherent in terms of SW am-
plitude, and as such, their cascading requires information representation conversion
from SW to voltage and back, which is by no means energy effective. In this pa-
per, a novel conversion free SW gate cascading scheme is proposed that achieves SW
amplitude normalization by means of a directional coupler. After introducing the
normalization concept, we utilize it in the implementation of three simple circuits
and, to demonstrate its bigger scale potential, of a 2-bit inputs SW multiplier. The
proposed structures are validated by means of the Object Oriented Micromagnetic
Framework (OOMMF) and GPU-accelerated Micromagnetics (MuMax3). Further-
more, we assess the normalization induced energy overhead and demonstrate that
the proposed approach consumes 20% to 33% less energy when compared with the
transducers based conventional counterpart. Finally, we introduce a normalization
based SW 2-bit inputs multiplier design and compare it with functionally equiva-
lent SW transducer based and 16 nm CMOS designs. Our evaluation indicate that
the proposed approach provided 26% and 6.25x energy reductions when compared
with the conventional approach and 16 nm CMOS counterpart, respectively, which
demonstrates that our proposal is energy effective and opens the road towards the full
utilization of the SW paradigm potential and the development of SW only circuits.
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I. INTRODUCTION
The information technology revolution resulted in a huge amount of data that need to be
processed. The processing of these data requires efficient computing platforms, which are
usually implemented in CMOS technology1,2. By the continuous CMOS downscaling, the
performance requirements were met3. However, CMOS downscaling became more difficult
due to: (i) leakage wall4,5, (ii) reliability wall6, and (iii) cost wall4,6, which suggests that
Moore’s law will soon come to its end. Therefore, new technologies, such as tunnelling
FETs, memristors, and spintronics7,8 are explored. A subfield of spintronics is the Spin Wave
(SW) based technology3,7,8. It has three main features, which make it very promising and
potentially suitable for ultra-low power consumption applications3,7,8: (i) Ultra-low power
consumption because no current flows and thus no Joule heating is present, (ii) acceptable
delay, (iii) scalability as SW wavelength can reach down to few nanometers at rf-frequencies.
Therefore, new design methodologies appropriate for spin-wave based technology circuits,
e.g., gate cascading, which is the enabling factor towards the construction of complex SW
circuits, are of great interest.
Up to date, various SW based logic gates have been proposed9–27. The Mach-Zehnder
interferometer was used to design the first experimental SW logic gate9. The same ap-
proach was used to design XNOR, NAND, and NOR gates10–12. Also, a transmission line
based three terminal device was employed to build NOT, OR, and AND gates13141516. In
addition, voltage-controlled XNOR and NAND gates were presented using a re-configurable
nano-channel SW device17, and two magnon transistors were embedded between the Mach-
Zehnder interferometer arms to build an XOR gate18. As opposed to the previous mentioned
schemes, which encode information in SW amplitude, alternative buffer, inverter, (N)AND,
(N)OR, XOR and Majority gate designs were proposed that are encoding the information
in SW phase instead.19. Moreover, Majority gate designs that optimize SWs transmission
efficiency by decreasing their back propagation20–22, a crossbar structure appropriate for
(N)OR gate implementations23, and Majority gate physical realizations24–27 were reported.
However, the direct cascading of two or more such logic gates within the spin wave
domain is not straightforward because of the fact that they are not input-output consistent,
i.e., the amplitude at the output SW originating from the input SWs interference is input
data dependent, which can induce wrong results at the following gate outputs. Note that
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although SW based circuits e.g., counter28, prime factorization29 and multiplexer30, were
recently published, all of them rely on the assumption that cascading can be performed
without providing actual solutions for it. They even disregarded the issue and considered
that SW gates can be directly connected, which in some cases generates wrong results as gate
output SWs have input data dependent amplitude levels, or assumed that it can be achieved
by forth-and-back conversions between SW and voltage domains, which is a power hungry
process that may nullify the SW based computation paradigm energy efficiency promise.
In this paper, we enable direct gate cascading within the SW domain by introducing a
conversion free SW normalization approach, which opens the road towards magnetic domain
only circuit designs. The contribution of this paper can be summarized as follows:
• Enabling spin wave gate cascading through directional coupler: a properly designed di-
rectional coupler31 is utilized to achieve logic gate SW output amplitude normalization
and to pass it to the next gate.
• Proposing and analyzing different logic gate cascading structures: Domain conversion
free cascading schemes for in-line32 and fanout enabled ladder shaped33 Majority gates.
• Building a SW based multiplier using directional coupler: We employed the cascading
solution to build a 2-bit inputs spin wave multiplier.
• Validating the functionality: OOMMF and MuMax3 simulations are utilized to vali-
date all the proposed structures and evaluate their delay and energy consumption.
• Assessing the structures: While the proposed gate cascading solution consumes negli-
gible amount of energy, it induces an 150 ns delay overhead, which we reduced to 20 ns
by structure down scaling and using a material with higher average SW group velocity.
In comparison with the conversion based cascading our method provides a 20% to 33%
gate level energy reduction, which for the 2-bit inputs SW multiplier results in 26%
and 6.25x energy reductions when compared with the SW conventional approach and
16 nm CMOS counterpart, respectively.
The paper consists of eight main sections as follows. Section II discusses the basics
and background of spin wave technology. Section III introduces and analyzes the gate
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FIG. 1. Spin Wave Parameters.
cascading problem, Section IV explains the proposed solution, and Section V illustrates the
construction of cascaded gates and circuits. Section VI explains the simulation platform,
the performed simulations, and the utilized metrics. Section VII illustrates the simulation
results, provides a performance comparison when assuming the 2-bit inputs SW multiplier
as discussion vehicle, and provides inside on variability and thermal effects on SW gates
functionality. Finally, Section VIII concludes the paper.
II. SPIN WAVE BASICS AND BACKGROUND
This section provides basic inside into the spin-wave fundamentals and spin-wave based
computation paradigm.
A. Spin Wave Fundamentals
A spin wave is the collective excitation of the magnetization in the magnetic system34.
The magnetization precessional motion can be described by using the Landau-Lifshitz-
Gilbert equation3536:
d~m
dt
= −|γ|µ0
(
~m× ~Heff
)
+
α
Ms
(
~m× d~m
dt
)
, (1)
where α is the damping constant, γ the gyromagnetic ratio, Ms the saturation magnetization,
~m the magnetization, and Heff the effective field. This effective field is the summation of
all different field contributions that affect the magnetization. Considering the most common
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FIG. 2. a) Spin Wave Device, b) Constructive and Destructive Interference.
interactions, one obtains
Heff = Hext +Hex +Hdemag +Hani, (2)
where Hext is the external field, Hex the exchange field, Hdemag the demagnetizing field, and
Hani the magneto-crystalline field.
Spin waves can be characterized by amplitude A, phase φ, frequency f (the time it takes
for the spin to complete one round), wavelength λ (the shortest distance between two similar
spins which exhibit the same behaviour), and wavenumber k = 2pi
λ
(the number of waves in
one cycle, which is one full spin precision) as it can be observed in Figure 1.
B. Spin Wave Computing Paradigm
Figure 2a presents a spin-wave logic device. It consists of four regions: I, exciting stage
where a spin wave is excited by, e.g., Antenna, Magneto-Electric (ME),B, waveguide through
which the spin wave propagates, FR, functional region where the spin wave can be amplified,
normalized, interferes with other spin waves, and O, the detection stage where the result is
detected and converted into voltage by, e.g., Antenna, Magneto-Electric (ME)373419. Note
that SWs can be used as data carriers as during their excitation, information can be encoded
into their amplitude or phase at different frequencies28,38. In addition, SWs interference can
5
be utilized as underlying principle behind SW computing strategies that do not follow the
well establish Boolean algebra paradigm. To get inside into this operation principle we make
use of the interference of two SWs as discussion vehicle. Their interference is constructive if
they are in phase ∆φ = 0, and destructive if they are out of phase ∆φ = pi, as depicted in
Figure 2b. Subsequently, assuming that logic 0/1 is represented by a spin wave with phase
0/pi and more than two waves coexist in the same waveguide, the majority principle governs
their interference. Assuming for example that 3 SWs are reaching the FR and that at most
one of them has a phase of pi, then the resulting SW has a 0 phase and of pi otherwise,
which mimics the 3-input Majority gate behaviour. Note that while in the SW domain
3-input Majority can be evaluated with one device only its CMOS implementation requires
18 transistors19,39, which clearly indicates that SW based implementation are potentially
speaking more compact and energy effective than CMOS counterparts.
III. SPIN WAVE GATE CASCADING CHALLENGE
To evaluate complex Boolean functions, one needs to be able to interconnect spin wave
gates to form the required circuit. However, directly cascading Majority or any other type
of SW gates may produce wrong results. To clarify this issue let as assume the situation in
Figure 3a where a 3-input Majority (MAJ3) gate output is connected to one of the inputs
of another MAJ3 gate. All input SW are excited with the same amplitude A, frequency f ,
and a 0 phase corresponds to logic 0 and a pi phase to logic 1. Given that MAJ3 operation is
governed by SW interference both amplitude and phase of the SW gate inputs contribute to
the output SW parameters. While from the point of view of an individual gate the output
value is solely determined by the output SW phase this is not any longer the case when that
output is utilized as input for a followup gates. Figure 3b and c present the SW interferences
within the circuit when I1I2I3I4I5 = 00011 and I1I2I3I4I5 = 00111, respectively. As one
can observe in Figure 3b the excited spin waves at I1, I2, and I3 interfere constructively
and produce on WG D a spin wave with the same phase as I1 I2, and I3, but with a 3A
amplitude (strong majority). Subsequently, WG D SW interacts with I4 and I5 SWs in the
second MAJ3 gate, which produces an output SW with amplitude A and phase 0, which
is wrong given that MAJ3(0, 1, 1) = 1. This wrong results is induced by the fact that
the MAJ3 gate can properly operates on equal amplitude SWs, which is not the case for
6
FIG. 3. a) Cascaded MAJ3 Gates, Spin Wave Waveform Analysis at b) I1I2I3I4I5=00011, c)
I1I2I3I4I5=00111.
I1I2I3I4I5 = 00011. Figure 3c present the situation for I1I2I3I4I5 = 00111 case in which the
first MAJ3 produces an A amplitude and phase 0 SW (weak majority) and the second gate
produces the correct result as expected. Thus, cascading MAJ3 may induce wrong output
results when the driving gate produces a strong majority 0 or 1 output.
To clarify things even more, we build the structure depicted in Figure 4 that corresponds
to two cascaded MAJ3 gates and evaluated its behaviour by means of OOMMF simulations.
Figure 5 presents the OOMMF results when the parameters mentioned in Section V are
7
FIG. 4. Cascaded In-Line MAJ3 Gates.
FIG. 5. Cascaded In-Line MAJ3 Gates Simulation Results.
utilized. Three different cases were tested I1I2I3I4I5 = 00000, I1I2I3I4I5 = 00111, and
I1I2I3I4I5 = 00011. In the Figure, red represents logic 0, and blue logic 1. As it can be
observed from the figure, I1I2I3I4I5 = 00000 results in an output O = 0, while I1I2I3I4I5 =
00111 resulted in an output O = 1. However, in the case of I1I2I3I4I5 = 00011, the output
is between logic 0 and logic 1 as a result of the strong 0 generated by the first MAJ3 gate
(SW with 3A amplitude). Thus as the theoretical analysis also suggested wrong results are
generated, which call for the MAJ3 gate augmentation with an amplitude normalizer able
to enable SW gates cascading and, by implication, circuit design in the spin wave domain.
IV. PROPOSED SW GATE CASCADING SOLUTION
This section first introduces the proposed gate cascading concept and its operation prin-
ciples. Thereafter, it demonstrates its capability to circumvent the problem presented in the
previous section and illustrated in Figure 3.
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A. Proposed SW Gate Cascading Concept
The proposed gate cascading solution relies on the placement of a spin wave amplitude
normalizer between the cascaded Majority gates. The normalizer is a properly designed
directional coupler31 able to adjust the driving Majority gate output SW amplitude to A
in case of strong majority (3A) or to leave it unchanged for weak majority cases before
passing it to the next Majority gate as presented in Figure 6a. This behaviour is achieved
by making use of the nonlinear properties of high amplitude SWs, which cause a shift in
the dispersion relation, which at its turn induces a wavelength shift. When placing two
waveguides close to each other they are said to be dipolarly coupled and form a directional
coupler as presented in Figure 6b, which enables a wavelength dependent energy transfer
between the two waveguides. Thus, by properly controlling this energy transfer via the
nonlinear characteristics, the spin wave amplitude can be normalised to the desired value,
i.e., A in our case.
The equations describing the dispersion relations and energy transfer of the normaliser
element are given in the following. A detailed derivation of the equations can be found
in31,40–42. When two waveguides are placed close to each other, two spin wave modes exist.
One mode has a symmetric profile over both waveguides whereas the other has an anti-
symmetric profile over the two waveguides. The dispersion relation of both modes is given
by
fo(kx) =
1
2pi
√
ΩyyΩzz (3)
and
fs,as(kx) =
1
2pi
√
(Ωyy ± ωMF yykx (d))(Ωzz ± ωMF yykx (d)), (4)
where fo(kx) is the SW dispersion relation in a single waveguide, fs,as(kx) the symmet-
ric and anti-symmetric dispersion relations for spin waves in coupled waveguides, Ωii =
ωH + ωM(λ
2
exk
2
x + F
ii
kx(0)), i = y, z, ωH = γBext, ωM = γµoMs, Ms the magnetic saturation,
γ the gyromagnetic ratio, µo the vacuum permeability, λex = 2Aex/µoM
2
s , Aex the exchange
constant, d = w + δ the distance between the two waveguides centres, w the waveguides
width, δ the gap between the two waveguides, and
∧
F kx the tensor that describes the dynam-
ical magneto-dipolar interaction (introduced in31,40–42)
F yykx (d) =
1
2pi
∫ |σ|2k2y
w˜k2
(1− 1− e
−kh
kh
)eikyddky, (5)
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FIG. 6. a) Proposed Spin Wave Gate Cascading Solution, b) Directional Coupler, c) Dispersion
Relation (DR) of Isolated (I), Symmetric (S) and Asymmetric (As) Spin Wave Waveguide (WG)
Modes at the Linear Region, d) Energy Transmission Ratio between Coupled Waveguides with
Lw=3 µ m , e) Dispersion Relation of Single, Symmetric and Asymmetric Spin Wave Waveguide
modes at the Non-linear region (with Frequency Shift Effect).
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F zzkx(d) =
1
2pi
∫ |σ|2
w˜
1− e−kh
kh
eikyddky, (6)
where k =
√
k2x + k
2
y, h the material thickness, σ the Fourier transform of the spin wave
profile across the width of the waveguide, and w˜ the mode profile normalized constant.
When the spins are fully unpinned at the waveguide edges, w˜ equals the real waveguide
width and σ = w sinc(kyw/2).
When a spin wave is excited at frequencies higher than the anti-symmetric mode mini-
mum frequency, two spin wave modes are excited at the same time. One symmetric mode
with wavenumber ks and antisymmetric mode with wavenumber kas. As a result of the inter-
ference between them, the overall spin wave energy resonantly transfers from one waveguide
to the other after SW’s propagation over a particular distance Lc as depicted in Figure
6b31,42–45. This distance Lc is called coupling length, and depends on different parame-
ters such as SW wavelength, applied magnetic field, space between waveguides, waveguide
geometrical size, and SW amplitude31. The coupling length is given by31,42
Lc =
pi
|ks − kas| . (7)
The distribution of SW energy over the two waveguides at the end of the normaliser
depends on the coupling length Lc and the length of the coupled waveguides Lw. The
proportion of energy in the first waveguide after a distance Lw is given by
31
O1
O1 +O2
= cos2
(
piLw
2Lc
)
, (8)
whereO1 andO2 are the output energies of the first and second waveguide, as also graphically
visualised in Figure 6d.
As long as the SW amplitude is low, the nonlinear effects are limited. However, as the
spin wave amplitude increases, the nonlinearity affects the spin wave dispersion relation,
and causes a frequency shift. This dispersion relation corresponding to nonlinear spin waves
is given by
f (nl)s,as = f
(0)
s,as(kx) + Tkx|akx|2, (9)
where akx is the spin wave amplitude and Tkx the spin wave nonlinear frequency shift coef-
ficient, which can be calculated by31,42,46,47
Tkx =
wH − Akx + B
2
kx
2ω2o
(ωM(4λ
2k2x + F
xx
2kx(0)) + 3ωH)
2pi
(10)
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with
Akx = ωH +
ωH
2
(2λ2exk
2
x + F
yy
kx (0) + F
zz
kx(0)) , (11)
Bkx =
ωM
2
(F yykx (0)− F zzkx(0)) , (12)
and
F xx2kx(d) =
1
2pi
∫ |σ|24k2x
w˜k2
(1− 1− e
−kh
kh
)eikyddky (13)
with k =
√
4k2x + k
2
y.
This is also graphically presented in Figure 6e31,40. Note that the parameters we utilize
for determining these dispersion relations are summarized in Table I.
The nonlinear frequency shift also affects the distribution of the energies over the two
waveguides as indicated by
O1
O1 +O2
= cos2
(
piLw
2L
− piLw
2L2
∂L
∂f
Tkx|akx|2
)
. (14)
As it is clear from Equation (14), the nonlinear effects of the spin waves strongly influ-
ence the power distribution over the two waveguides. Hence, the directional coupler exhibits
high sensitivity to spin wave amplitude changes. As a result, if a strong coupling and high
sensitivity to the spin wave amplitude change are required, the directional coupler must be
long and the gap between the two directional couplers must be small. For example, if 0%,
50%, and 100% of the input spin wave energy should transfer to the second waveguide when
its amplitude is 2A, 3A, and 4A, respectively, Lw should be equal to 3µm, the distance be-
tween the coupled waveguide (DW) 10 nm, Yttrium Iron Garnet (YIG) waveguide thickness
30 nm and width 100 nm, wavelength 340 nm, and frequency 2.282 GHz42. These values are
material depend, thus they change when another material is utilized42.
Note that such a directional coupler can be utilized as frequency multiplexer and others31.
However, in this paper, we concentrate on its utilization as amplitude normalizer to enable
gate cascading within spin wave domain.
B. DC based SW Gate Cascading Implementation
Figure 7a revisit the situation in Figure 3a and augments the waveguide connecting the
two majority gates with a directional coupler as amplitude normalizer. The spin waves
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FIG. 7. (a) Proposed Gates Cascading Solution. Spin Wave Waveform Analysis (b)
I1I2I3I4I5=00011, (c) I1I2I3I4I5=00111.
excited at I1, I2, I3 interfere constructively or destructively depending on their phases and
the output of the first MAJ3 gate is normalized or not on case it signals a strong or a
weak majority by the directional coupler. If the output SW amplitude is greater than a
predefined threshold, in our case the inputs amplitude value A, then it is normalized to
A while preserving the SW phase. Otherwise, no normalization occurs and only a tinny
portion of the SW power is transfered to the second waveguide due to the coupling effect.
The two input combinations we previously utilized explain the gate cascading issue, i.e.,
I1I2I3I4I5=00011 and I1I2I3I4I5=00111, are revisited to demonstrate that the directional
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coupler enables proper gate cascading. Assuming that all input spin waves are excited with
the same amplitude A and frequency ones excited at I1, I2, and I3 interfere constructively
in the first case resulting in a spin wave with 0 phase and 3A amplitude as depicted by WG
D BN in Figure 7b. Given that SW amplitude is greater than A it is normalized by the
directional coupler to A producing WG D AN in Figure 7b. At the second majority gate
WG E and WG F interfere constructively which result destructively interfere with WG D
AN. As a result of the overall interference process the output SW corresponds to a logic
1 as it should. In the other case, I1 SW constructively interferes with I2 SW which result
destructively interferes with I3 SW resulting in a spin wave with 0 phase and amplitude A
in WG D BN. Since the amplitude equals to the threshold, no normalization occurs and the
WG D AN spin wave approximately equals WG D BN SW as depicted in Figure 7c. Then
the spin wave excited at I4 and I5 interfere constructively with each other and destructively
with spin wave in WG D AN, which result in a pi phase and amplitude A SW, i.e., a logic 1
as expected.
V. BUILDING CASCADED SW GATES AND CIRCUITS
In order to validate our proposal and demonstrate its potential towards building spin
wave circuits, we design three complex gates that make use of it. To cover the most common
situations encountered in logic circuit implementations we selected three different structures
for demonstration purpose, as follows: (i) Single output MAJ3 gate and (ii) Fully/Partially
cascadable dual output MAJ3 gates. Note that the introduced approach is scalable and can
be applied to SW gates with more outputs but such designs are beyond the goal of this
manuscript. Additionally, in order to asses the cascading approach potential at circuit level
we instantiate a 2-bit inputs spin wave multiplier presented in Figure 11, which spin wave
domain only design is not possible without the proposed approach.
A. Cascaded In-Line MAJ3 Gates
The structure in Figure 7a provides a generic gate cascading solution containing multiple
bent regions, which are not SW propagation ”friendly”. To minimize them, we implemented
the two in-line majority cascaded gates compound with one bent region as depicted in Figure
14
FIG. 8. In-Line MAJ3 Cascaded Gates.
8. Note that the normalized output of the first Majority gate acts as the third input of he
second Majority gate.
To guarantee proper results, the structure dimensions must be fulfil certain constraints
as follows. If SWs should constructively interfere when they have the same phase and
destructively otherwise, d1 = d2 = . . . = d5 = n × λ, where n = 0, 1, 2, 3, . . .. If the
opposite behaviour is desired, i.e., SWs constructively interfere if they are out of phase and
destructively otherwise, d1 = d2 = . . . = d5 = (n+
1
2
)× λ.
The output of the first Majority gate must be normalized to the amplitude of the second
Majority gate inputs. Assuming that all input SWs have an amplitude of A the output of the
first Majority gate must be normalized to A in case it reports a strong majority result, i.e.,
a 3A amplitude SW. Therefore, if the output amplitude is A no normalization is required,
whereas if the output amplitude is 3A a normalization is performed such that 66% of the
spin wave power moves into the second waveguide towards X and only 33% of it passes
to the second Majority gate. To obtain this bahaviour, the directional coupler is designed
by making use of Equations (3)-(14) while taking into consideration different parameters
including applied magnetic field, spaces between waveguides, dimension of the waveguides,
static magnetization orientation, and spin wave wavelength, frequency, and amplitude.
The output position must be determined accurately to obtain the desired results, i.e.,
MAJ3 and inverted MAJ3 are obtained when d6 = n×λ and d6 = (n+ 12)× λ, respectively.
Moreover, depending on a predefined phase, the output value can be phase detected, i.e.,
∆φ = 0 represents logic 0 and ∆φ = pi logic 1. By following the same line of reasoning as in
Section IV.B one can easily check the correct behaviour of the two in-line cascaded gates,
which is also demonstrated by the simulation results presented in Section VII Figure 12.
15
FIG. 9. Fully Cascaded Ladder MAJ3 Gates.
B. Fully Cascaded Ladder MAJ3 Gates
As the efficient implementation of real life circuits requires gates with fanout capabil-
ities a fanout of 2 ladder shaped MAJ3 gate has been introduce in33. Before discussing
the augmentation of such a gate with directional couplers we briefly discuss its operation
principle. The upper part of the structure presented in Figure 9 constitutes a MAJ3 gate
that is able to parallelly evaluate MAJ(I1, I2, I3) and MAJ(I1, I2, I4), thus if I3 = I4 the
two values are equal and the gate exhibits a fanout of 2. As discussed in33 the waveguide
topology and dimensions are determined in such a way that the input SWs can properly
interfere and generate the correct output values, according with the Majority function true
table, and the SW present in the left/right arm before the directional coupler carries the
MAJ(I1, I2, I3)/MAJ(I1, I2, I4) value. Simply speaking, the MAJ3 gate operates as follows:
16
FIG. 10. Partially Cascaded Ladder MAJ3 Gates.
(i) At I1, I2, I3, and I4, SWs are excited with suitable phase, i.e., phase 0 for logic 0 and
phase pi for logic 1, (ii) Excited SWs propagate through the horizontal and vertical waveg-
uides, (iii) At the ”meeting” points, they interfere constructively or destructively depending
on their phases, and (iv) Finally, the resultant SWs propagate downwards through the left
and right arms.
To make the FO2 MAJ3 gate outputs directly connectable as inputs to following SW gates
they have to be normalized by means of 2 directional couplers as presented in Figure 9. The
circuit in the Figure operates as follows: (i) At I1, I2, I3, I4, I5,and I6, SWs are excited
with suitable phase, (ii) The excited spin waves propagate horizontally and vertically and
at the intersection point, they interfere constructively or destructively depending on the
excited SWs phases in both arms, (iii) The resulted spin waves from the first Majority
gate propagate toward the couplers to be normalized, (iv) The normalized SWs propagate
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downward to interfere with the spin waves excited at I5 and I6, and (v) Finally, the resulted
SWs propagate toward O1 and O2 such that O1 = MAJ(MAJ(I1, I2, I3), I5, I6) and O2 =
MAJ(MAJ(I1, I2, I4), I4, I6) and that I3=I4. Note that in case I3 = I4 the two outputs are
equal, thus the gate compound exhibits a fanout of 2, but when I3 6= I4 the circuit evaluates
two different functions that benefit circuit complexity.
To guaranty correct behaviour the input SWs must have the same amplitude and wave-
length λ, which, to simplify the interference pattern, must be greater than the waveguide
width w. The structure dimension di, i = 1, 2, . . . , 6 must be determined in terms of λ. For
instance, if SWs have to constructively interfere when they have the same phase and de-
structively interfere when they are out of phase, d1, d2, . . . , d6 must be equal with nλ, where
n = 1, 2, 3, .... However, if the other way around is desired, i.e., SWs with the same phase
should interfere destructively and constructively when they are out of phase, d1, d2, . . . , d6
must be equal with (n + 1
2
)λ, where n = 1, 2, 3, .... Additionally, the outputs can be cap-
tured at O1 and O2 located at d7 and d8 from the last interference point, which should be
nλ or (n+ 1
2
)λ if the non-inverted or inverted output is desired, respectively. Note that the
couplers which are needed to normalize the outputs of the first Majority gates are designed
in same way as described in the previous section.
C. Partially Cascaded Ladder MAJ3 Gates
In this situation the FO2 MAJ3 gate is providing input to one follow up MAJ3 gate while
its second output constitutes a circuit primary output, i.e., it is read out by a SW detection
cell. Consequently, only one directional coupler is required as depicted in Figure 10, while
the operation principle and the design steps are the same as for the previously discussed
structures.
D. 2-bit Inputs Spin Wave Multiplier
Figure 11 presents a 2-bit inputs SW multiplier that makes use of the proposed nor-
maliser. The multiplier inputs are the operands X = (X1, X0) and Y = (Y1, Y0) and the
control signals C1 and C2. The structure requires 18 excitation cells and generates a 4-bit
output Q = (Q0, Q1, Q2, Q3). Following the multiplication algorithm Q0 = AND(X0, Y0)
18
FIG. 11. 2-bit Inputs Spin Wave Multiplier.
and Q1 = XOR(AND(X1, Y0), AND(X0, Y1)). 2 directional couplers are needed to nor-
malize AND gates outputs to enable their cascading to the XOR gate. Further, Q2 =
XOR(AND(X0, Y0), AND(X0, Y0, X1, Y1)), and again 2 directional couplers are required.
Finally, Q3 = AND(X0, Y0, X1, Y1).
As previously discussed, the distances depend of the chosen SW wavelength and must
be accurately determined, i.e., di = nλ, where i ∈ {1, 2, . . . , 35}, n = 0, 1, 2, . . . and n 6=
{5, 16, 33, 35} as the required interference has to interfere constructively if the SWs have the
same phase, and destructively if they are out of phase ∆φ = pi.
Moreover, as the circuit includes AND and XOR gates, phased based detection, briefly
explained in Section V.A, is required for Q0 and Q3 and threshold based detection for Q1
and Q2. The threshold based detection relies on comparing the spin wave amplitude with
a given value in order to discriminate between the two logic values, i.e., greater than the
threshold corresponds to logic 1 and lower to logic 0. To ensure correct output detection
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d5 and d35 must be nλ to read the non-inverted output. In contrast, Q1 and Q2 should be
located as near as possible to the interference point to minimize SW amplitude attenuation.
VI. SIMULATION SETUP
In the following lines, the simulation platform, the utilized parameters, and the performed
simulations and performance evaluation metrics are described.
A. Simulation Platform
We make use of Object Oriented Micro Magnetic Framework (OOMMF)48 and MuMax349
to validate the correct functionality of the proposed normalization solution and gate struc-
tures. In the simulations, blue represents a logic 1 and red a logic 0.
The parameters provided to the micromagnetic software are presented in Table I31. The
dimension of the structures is equal to a spin wave wavelength multiple. Therefore, di-
mension of the structure in Figure 8 are d1=d2=d4=340 nm, d3=3.74µm, d5=4.08µm, and
d6=340 nm, whereas the dimension of the structure in Figure 9 and 10 are d1=d2=d3=d4=d5=d6=d7=d8=
340 nm and d1=d2=d3=d4=d5=d6=d7=d8=d9=340 nm. Moreover, as further discussed in
the simulation results subsection, when making use of a YIG wave guide the directional
coupler induced delay is 150 ns, which can be decreased by scaling down the structure
or by utilizing another material with higher spin wave group velocity. In this work,
Fe60Co20B20 was utilized as waveguide material with Perpendicular Magnetic Anisotropy
(PMA). The material parameters are: magnetic saturation Ms=1.1 × 106A/m, exchange
stiffness Aex=18.5 pJ/m, damping constant α = 2 × 10−4, and perpendicular anisotropy
constant kani = 8.3177 × 105J/m350. The waveguide with is 30 nm and its thickness 1 nm.
SWs are excited at a frequency of 15 GHz and have a wavelength of 100 nm. In addition, as
the waveguide length should be equal to a wavelength multiple we have chosen it to be 5
times the wavelength, i.e., 500 nm, to decrease mutual effects of gate arms and directional
couplers on each others. By making use of Equations (3)-(14) we determined the directional
coupler dimensions as Lw=2.55µm and DW=8 nm.
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TABLE I. Simulation Parameters
Parameters Values
Magnetic saturation Ms 1.4× 105A/m
Damping constant α 0.0002
Waveguide thickness t 30 nm
Exchange stiffness Aex 3.5 pJ/m
Lw 3µm
DW 8 nm
λ 340 nm
Frequency f 2.282 GHz
B. Performed Simulation and Evaluation Metrics
We performed simulations on the 4 structures introduced in Section VII. Delay, power,
and energy consumption and delay are metrics of interest to evaluate the gate cascading
structures and the multiplier. The energy and delay of transducers are based on the esti-
mation in51 and the SW delay through waveguides was estimated directly from OOMMF
and MuMax3 simulation results. The following assumptions are made: i) The excitation
and detection cells are ME cell, i.e., CME=1 fF, VME=119 mV, Energy=k × CME × V 2ME
(where k is the number of excitation cells), and 0.42 ns ME cell switching delay51, ii) SW
consumes tiny energy in the waveguide and directional coupler when compared to the energy
consumed by the transducers, and iii) SWs are excited by means of pulse signals. We note
that due to the early stage development of the SW technology, these assumptions might not
be accurate and the assumed values may change in the close future.
VII. SIMULATION RESULTS AND DISCUSSION
In this section simulation results for the gate cascading structures and the spin wave mul-
tiplier are presented and commented upon. In addition, delay, power, and energy overhead
are assessed and compared with domain conversion and 16 nm CMOS based functionally
equivalent counterpart designs. Finally, variability and thermal effects are discussed.
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FIG. 12. Cascaded In-line MAJ3 Gates: (a) I1I2I3I4I5 = 00000, (b) I1I2I3I4I5 = 00111, and (c)
I1I2I3I4I5 = 00011.
A. MAJ3 Gate Cascading
In-Line MAJ3 Gates
Figure 12 (a), (b), and (c) presents the simulation results of the two MAJ3 inline cascaded
gates (see Figure 8 for the input patterns I1I2I3I4I5 = 00000, I1I2I3I4I5 = 00111, and
I1I2I3I4I5 = 00011, respectively). By inspecting the Figures, it is clear the output results
are as expected, i.e., the output corresponding to I1I2I3I4I5 = 00000 is logic 0 because all
inputs are logic 0 and logic 1 in the other cases because two inputs of the second Majority
gate are logic 1 and one input is logic 0, due to the proper amplitude correction induced by
the directional coupler.
Fully Cascaded Ladder MAJ3 Gates
Figure 13 (a), (b), and (c) presents the MuMax3 simulation results for the structure in
Figure 9 corresponding to 2 fully cascaded ladder MAJ3 gates for the input combinations
I1I2I3I4I5I6 = 000000, I1I2I3I4I5I6 = 001111 , and I1I2I3I4I5I6 = 000011, respectively.
It is clear from the Figure that the outputs O1 and O2 are correct, i.e., O1 = O2 = 0
when I1I2I3I4I5I6 = 00000 because all circuit inputs are logic 0, while O1 = O2 = 1 when
I1I2I3I4I5I6 = 001111 and I1I2I3I4I5I6 = 000011 because two inputs of the second MAJ3
gate are logic 1 and the other logic 0, which demonstrates the correct behaviour of the
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FIG. 13. Fully Cascaded Ladder MAJ3 Gates: (a) I1I2I3I4I5 = 00000, (b) I1I2I3I4I5 = 00111,
and (c) I1I2I3I4I5 = 00011.
circuit.
Partially Cascaded Ladder MAJ3 Gates
Figure 14 (a), (b), and (c) presents the MuMax3 simulation results for the structure in
Figure 10 corresponding to the partial cascadation of 2 ladder MAJ3 gates for the input
combinations I1I2I3I4I5I6 = 000000, I1I2I3I4I5I6 = 001111, and I1I2I3I4I5I6 = 000011,
respectively. By inspecting the figures, it is clear that all cases O1 assumes the correct value
(for I1I2I3I4I5I6 = 00000 is logic 0 because all inputs are logic 0 and logic 1 in the other
cases because two inputs of the second MAJ3 gate are logic 1 and the third one logic 0. On
the other arm, which is not cascaded with the second MAJ3 gate, O2 is not normalized and
correct results are obtained O2 (logic 0 in all cases as I5 and I6 do not affect its behaviour.
23
FIG. 14. Partially Cascaded Ladder MAJ3 Gates: (a) I1I2I3I4I5 = 00000, (b) I1I2I3I4I5 = 00111,
and (c) I1I2I3I4I5 = 00011.
2-bit Inputs Spin Wave Multiplier
The 2-bit inputs spin wave multiplier in Figure 11 is validated by MuMax3 using the
same parameters as for the 30nm width Fe60Co20B20 waveguide in the previous subsection.
Figure 15 presents the first output Q0 simulation results. Note that Q0 = AND(X0, Y0) =
MAJ(0, X0, Y0) thus C1 in Figure 11 should be asserted to 0.
Inspecting Figure 15 revealsQ0’s correct behaviour. Note thatQ0 is placed at d5 = 510nm
(n = 5).
AsQ1 andQ2 are computed as XOR functions threshold detection is required to determine
their values and as such Table II presents Q1 and Q2 normalized spin wave magnetization for
different inputs combinations X0Y0X1Y1 = 0000, X0Y0X1Y1 = 0001, . . . , and X0Y0X1Y1 =
1111. Note that to achieve proper circuit functionality C2 SW amplitude has to be higher
that the one of input SW by a factor of 2.25, which is the required value the realization
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FIG. 15. Q0 Output Simulation (a) X0Y0 = 00, (b) X0Y0 = 01, (c) X0Y0 = 10, and (d) X0Y0 = 11.
of the 4-input AND over the input bits. In order to implement the threshold detection,
an appropriate threshold is determined for each output, i.e., the normalized threshold for
Q1 is 0.42, and for Q2 is 0.315. As presented in the table, as the inputs combinations
X0Y0X1Y1 = 0000, X0Y0X1Y1 = 0001, X0Y0X1Y1 = 0010, X0Y0X1Y1 = 0011, X0Y0X1Y1 =
0100, X0Y0X1Y1 = 0101, X0Y0X1Y1 = 1000, X0Y0X1Y1 = 1010, X0Y0X1Y1 = 1100, and
X0Y0X1Y1 = 1111 results in output magnetization less than the threshold, thus Q1 = 0,
and Q1 = 1 for X0Y0X1Y1 = 0110, X0Y0X1Y1 = 0111, X0Y0X1Y1 = 1110, X0Y0X1Y1 =
1001, X0Y0X1Y1 = 1011, and X0Y0X1Y1 = 1101 because these input combinations result in
output spin wave amplitudes larger than the threshold. Also, as the inputs combinations
X0Y0X1Y1 = 0011, X0Y0X1Y1 = 0111, and X0Y0X1Y1 = 1011 result in output magnetization
greater than the threshold, thus Q2 = 1, and Q2 = 0 for the rest cases. Note that the
normalized thresholds average for Q1 and Q2 are obtained by averaging the normalized
magnetization for Q1 and Q2 between inputs 0001 and 1001 for Q1 and inputs 1011 and
0101 for Q2.
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TABLE II. Normalized Second and Third Spin Wave Multiplier Outputs.
Cases Q1 Q2
X1 Y 1 X0 Y 0
0 0 0 0 0.03 0.06
0 0 0 1 0.08 0.03
0 0 1 0 0.22 0.016
0 0 1 1 0.15 0.04
0 1 0 0 0.38 0.17
0 1 0 1 0.03 0.3
0 1 1 0 0.46 0.09
0 1 1 1 0.74 0.09
1 0 0 0 0.32 0.3
1 0 0 1 1 0.16
1 0 1 0 0.1 0.006
1 0 1 1 0.54 0.0003
1 1 0 0 0.002 1
1 1 0 1 0.52 0.7
1 1 1 0 0.52 0.33
1 1 1 1 0.22 0.2
Figure 16 presents the forth output Q3 simulation results for X0Y0X1Y1 = 0000,
X0Y0X1Y1 = 0001, . . . , and X0Y0X1Y1 = 1111. As it can be observed in the Figure
Q3, which is AND(X0, Y0, X1, Y1), is correctly evaluated.
B. Performance Evaluation
Whereas normalization based cascading doesn’t consume a noticeable amount of energy,
in comparison with transducers based counterpart (no ME cells for domain conversion are
required and the electrons are not moving but just spin and affect each other by the dipolar
coupling effect), it induces a significant delay overhead. To estimate the delay, i.e., the
maximum time it takes for the SW outputs to become available for further processing, we
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FIG. 16. Fourth Spin Wave Multiplier Output (a) X1Y 1X0Y 0 = 0000, (b) X1Y 1X0Y 0 = 0001,
and (p) X1Y 1X0Y 0 = 1111.
make use of the numerical simulation results and for all YIG waveguides based considered
structures we computed a coupler induced delay of 150 ns.
Although this delay overhead is rather large, it can be decreased by structure downscaling
and by relying on alternative materials with higher SW group velocity and/or other coupling
effects than dipolar, which is slow by its nature. To get an indication on the scaling effect, we
validated by means of MuMax3 simulations the cascading of FO2 MAJ3 gates constructed
with Fe60Co20B20 waveguides of 30 nm width. Simulation results for I1I2I3I4I5I6 = 000000,
I1I2I3I4I5I6 = 001111, and I1I2I3I4I5I6 = 000011 are presented in Figure 17 and one can
easily check that the output values are correct. Remarkable is the fact that scaling and
material change diminished the delay overhead from 150 ns to 20 ns, which indicates that
the overhead can potentially be further decreased towards the ps range.
In order to evaluate the practical implications of our proposal we evaluate coupler and
conversion based cascading and compare them in terms of delay, power, and energy con-
sumption. The conversion based circuits are obtained by replacing each directional coupler
in Figures 8, 9, and 10 with two transducers able to convert SW to charge domain and
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FIG. 17. Scaled Down Fully Cascaded MAJ3 Gates at (a) I1I2I3I4I5 = 00000, (b) I1I2I3I4I5 =
00111, and (c) I1I2I3I4I5 = 00011.
back. Given that the assumptions in Section VI.B the following conjectures are utilized
in the evaluations: (i) Transducers (MEs) are the main contributor to the circuit power
consumption as the power consumption related to SWs propagation trough waveguide and
directional coupler are insignificant, (ii) SW propagation delay in the waveguide is neglected,
(iii) ME transduce power consumption and delay are 34.3µW and 0.42 ps, respectively51,
and iv) SWs are excited by means of pulse signals.
For delay calculations we identify the critical path length through each considered struc-
ture. As this spans over 2 ME cells and one directional coupler, and 4 ME cells for coupler
and conversion based designs, respectively, the delay sums up to 20.84 ns and 1.68 ns, re-
spectively.
As SW propagation, interference, and normalization are assumed to happen at zero power
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TABLE III. Comparison with cascading based conversion
Conversion cascading Coupler cascading
Structure IL LFC LPC IL LFC LPC
Power
(µW)
274.4 411.6 343 205 274.4 274.4
Delay
(ns)
1.68 1.68 1.68 20.84 20.84 20.84
Energy1
(aJ)
115.2 172.8 144 86.4 115.2 115.2
1 Due to pulse mode operation each ME is active for
the time necessary for its output SW creation and
idle for the rest of the calculation. Thus, regardless
of the overall circuit delay, the energy is evaluated
as the product of power consumption and the ME
cell delay (0.42 ns).
costs the power consumed by each design is determined by the number of ME cells it includes.
Given that conversion based designs require 8, 12, and 10 ME cells, the power sums up to
274.4µW, 411.6µW, and 343µW for the in-line, ladder fully, and ladder partially cascaded
structures, respectively. On the other hand coupler based structures require 6, 8, and 8
ME cells which results in 205µW, 274.4µW, and 274.4µW for the in-line, ladder fully, and
ladder partially cascaded structures, respectively.
Finally, the energy consumption can be derived as the power-delay product. We note
however that due to pulse operation paradigm ME activation follows the domino behaviour.
Thus each of them is active for a short period of time necessary for its output SW creation,
i.e., the ME cell delay of 0.42 ns under current assumptions, and idle for the rest of the
calculation. This means that regardless of the overall circuit delay the energy should be
evaluated as the product of power consumption and ME cell delay. By following this proce-
dure the energy consumed by conversion based the in-line, ladder fully, and ladder partially
cascaded structures is derived as 115.2 aJ, 172.8 aJ, and 144 aJ, respectively, and 86.4 aJ,
115.2 aJ, and 115.2 aJ for the coupling based counterparts.
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Table III presents the comparison of the coupler and conversion based implementations
in terms of power, delay, and energy consumption. In the Table IL, LFC, and LPC, stand
for In-Line, Ladder Fully Cascaded, Ladder Partially Cascaded structures, respectively. As
expected, the coupler based approach provides a power reduction of 25%, 33%, and 20%
for in-line, ladder fully, and ladder partially cascaded circuits, respectively. Moreover, given
that pulse SW operation is utilized the directional coupler delay overhead is not negatively
affecting the energy consumption and the same savings are obtained in therms of energy.
Note that the coupler based cascading may become more delay effective by further scaling
down the structure, and the utilization of other materials and/or faster coupling effects.
To get more inside into the potential implications of our proposal we compare the pro-
posed 2-bit inputs multiplier with SW conversion based and 16 nm CMOS implementation
counterparts.
The CMOS implementation requires 6 AND and 2 XOR gates and its delay and energy
consumption are estimated based on the figures reported in52. The SW implementation
for coupler based cascading is the one described in Figure 11 and the implementation for
the conversion based cascading is designed by replacing each directional coupler with two
transducers to convert SW to charge domain and back. The assumptions and calculation
methodology utilized for 2 MAJ3 circuits comparison are in place.
Table IV presents the comparison in terms of energy and delay between the 3 considered
2-bit inputs multiplier implementations. As it can be observed in the Table, spin wave
implementations are more energy efficient than the 16 nm CMOS counterpart, i.e., 6.25×
and 4.65× less energy for coupler and conversion based cascading, respectively. Moreover,
the proposed solution consumes 31% less energy than the approach relying on forth and
back conversion between spin wave and charge domains, while having a 12.5× larger delay.
Although the proposed solution is much slower, its main strong point is the ultra low energy
consumption enabled by the directional coupler utilization. As previously mentioned the
delay can be reduced by scaling and the utilization of other materials and/or faster coupling
effect, thus we are still far from reaching the ultimate energy consumption reduction horizon.
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TABLE IV. 2-bit Input Multiplier Performance.
Technology
16 nm
CMOS
SW SW
Topology
16 nm
CMOS
Conversion
Cascading
Coupler
Cascading
Energy (fJ) 2 0.43 0.32
Delay (ns) 0.1 1.68 21
Variability and Thermal Noise Effects
The main goal of this paper is to provide the means towards energy effective spin wave
gate cascading and enable the design of spin wave domain circuits. In view of this we
validated our proposal as a proof of the concept without taking into account the influence of
edge roughness, waveguide dimension variations, spin wave strength variation, and thermal
noise effect. However, edge roughness and waveguide trapezoidal cross section effects have
been investigated and their small impact demonstrated, as the considered gates continued to
correctly function even under their presence31,53. Furthermore, the thermal noise effect was
investigated31. The simulation results indicated that the thermal noise have limited effect
on the gate functionality, and that the gate functions correctly at different temperature.
The investigation of variability and thermal noise effects one our proposal constitutes future
work, even-though we expect that they will have limited impact on spin wave circuit designs.
VIII. CONCLUSIONS
In conclusion, we proposed a novel conversion free SW gate cascading scheme that
achieves SW amplitude normalization by means of a directional coupler. After introduc-
ing the normalization concept, we utilized if for the implementation of three simple 2
cascaded Majority gate circuits and of a 2-bit inputs SW multiplier. We validated the
proposed structures by means Object Oriented Micromagnetic Framework (OOMMF) and
GPU-accelerated Micromagnetics (MuMax3) simulations. Furthermore, we assessed the nor-
malization induced energy overhead and demonstrated that the proposed approach provides
a 20% to 33% energy reduction when compared with the transducers based conventional
31
gate cascading counterpart. Finally, we introduced a normalization based SW 2-bit inputs
multiplier design and compare it with functionally equivalent state-of-the-art designs. Our
evaluation indicated that the proposed scheme provided 26% and 6.25x energy reductions
when compared with transducers based and 16 nm CMOS counterpart, respectively, which
demonstrated the energy effectiveness of our proposal and its significant contribution to-
wards the full utilization of the SW paradigm potential and the development of SW only
circuits.
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